

Development of High Performance Computing Applications Across Heterogeneous Systems

Lecture 1

Scalable Parallel Computing

André Pereira

LIP-Minho/University of Minho

Inverted CERN School of Computing, 23-24 February 2015

Agenda



Motivation

- Heterogeneous Platforms (HetPlats)
- Levels of Parallelism
- Performance Scalability
- Performance Portability

Motivation



Common Parallel Approach

- CPUs have multiple complex computing cores
 - Use processes/threads to parallelise the code



Motivation



Common Parallel Approach

- CPUs have multiple complex computing cores
 - Use processes/threads to parallelise the code
- GPUs support a very high number of simultaneous threads
 - Offload data intensive computations to the device



Accelerator

Motivation



Common Parallel Approach

- Both devices coexist on the same system, but...
 - The processing power of the CPU is wasted when offloading code to the GPU, and vice-versa
- Why not simultaneously use both devices?





HetPlat Architecture

Motivation

Heterogeneous Platforms (HetPlats)

Levels of Parallelism Performance Scalability Performance Portability



HetPlats

7



GPU Kepler Architecture

			í.																							
											Instruction						Cache									
	PCI Express						Warp Scheduler				Warp Scheduler					Warp Scheduler					Warp Scheduler					
r vi express							Dispatch			Dispatch Dispatch			h [Dispatch Dispatch				Dispatch		Dispatch		h l	Dispatch			
GigaTi											Register File (65 536 x 32-bit)										
	SMX SMX SMX SMX										Ke.			igister i ne (t		5,550 X 52-bit)										
					-	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SEU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SEU	
Men															01.0											
P						Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
y C						Carro	Com	0.000	0011-14	0.000	0.000	Corre	DD Unit	L DIET	SELL	0	C	0			0	0	DD 11-14	1.0.07	SELL	
ont						Core	COR	Core	DP Unit	Core	Core	Core	DF Unit	LDIST	3-0	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LDIST	310	
rol						Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
er													DD 11.14													
						Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
=						Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
z						Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
lem							Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
ory					-	⊢	н										-								_	
S					L2	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
ntr								Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
olle					27 22.3												-								_	
٦						Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
						Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
						Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
Me						Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
mo																										
Y						Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
Con						Core	Coro	Core	DB Lisit	Core	Corp	Com	DP Unit	L D/ST	SELL	Core	Coro	Core	DD Linit	Core	Coro	Com	DP Unit	LIDVET	SELL	
Itro						Core	Core	Core	DP Unit	Core	Core	Core	DFONI	LDIST	aru	Core	Core	Core	UP Unit	Core	Core	Core	DP Unit	LDIST	SFU	
ller														Inter	onne	ct Net	work									
									64 KB 3	Share	d Me	mory	/ L1	Cac	ne											
	SMA	SMX	SMX		SMX	48 KB Read-Only Data Cache																				
						Tex			Tex		Tex			Tex		Tex			Tex		Tex			Tex		
							Toy		Тох			Tox		Tor			lox.		Tax			Tox		Tor		
							Tex		Tex			Tex		Tex			ex		Tex			Tex		Tex		

HetPlats



CUDA Programming Model





Levels of Parallelism



CPU Task Parallelism



 $t_2 \approx t_1 / 4$

Levels of Parallelism



CPU Data Parallelism



$$t_2 \approx t_1 / 4$$



A Small Example

Levels of Parallelism

Sequential

```
void stencil_ld(int *in, int *out) {
    int result = 0;
    for (int i = 0; i < SIZE; i++) {
        for (int offset = -RADIUS ; offset <= RADIUS ; offset++)
            result += in[i + offset];
    // Store the result</pre>
```

```
out[i] = result;
```

Parallel - CPU

```
void stencil_ld(int *in, int *out) {
    int result = 0;
    #pragma omp parallel for
    for (int i = 0; i < SIZE; i++) {
        for (int offset = -RADIUS ; offset <= RADIUS ; offset++)
            result += in[i + offset];
        // Store the result
        out[i] = result;
    }
}</pre>
```

}

Levels of Parallelism A Small Example



Parallel - CPU

```
void stencil_ld(int *in, int *out) {
 int result = 0;
 #pragma omp parallel for
 for (int i = 0; i < SIZE; i++) {
   for (int offset = -RADIUS ; offset <= RADIUS ; offset++)</pre>
         result += in[i + offset];
   // Store the result
   out[i] = result;
                                                 Parallel - GPU
                           void stencil ld(int *in, int *out) {
                              int result = 0;
                              int i = threadIdx.x + blockIdx.x * blockDim.x;
                              for (int offset = -RADIUS ; offset <= RADIUS ; offset++)</pre>
                                result += in[i + offset];
                              // Store the result
                              out[i] = result;
                   However, it is highly inefficient...
```



A Small Example

Levels of Parallelism

GPU – Optimised

```
void stencil_ld(int *in, int *out) {
    int result = 0;
    int gindex = threadIdx.x + blockIdx.x * blockDim.x;
    int lindex = threadIdx.x + RADIUS;
    // Read input elements into shared memory
    temp[lindex] = in[gindex];
    if (threadIdx.x < RADIUS) {
</pre>
```

```
in (inreadity.x < RADIUS) {
   temp[lindex - RADIUS] = in[gindex - RADIUS];
   temp[lindex + BLOCK_SIZE] = in[gindex + BLOCK_SIZE];
}
// Synchronize (ensure all data is available)</pre>
```

```
_syncthreads();
```

```
for (int offset = -RADIUS ; offset <= RADIUS ; offset++)
    result += temp[i + offset];
// Store the result
    out[i] = result;</pre>
```

With simple optimisations the code complexity starts to increase considerably....

Levels of Parallelism



Challenges in Heterogeneous Computing

Different architectures

- Distinct designs of parallelism
- Distinct memory hierarchies

Different programming paradigms

Distinct code for efficient algorithms among devices

Workload management

- High latency communication between CPU and device
- Different throughputs among devices



Performance Scalability Motivation School Heterogeneous Platforms (HetPlats)

Motivation School Heterogeneous Platforms (HetPlats) Levels of Parallelism **Performance Scalability** Performance Portability

Consider an efficient algorithm, with optimised parallel code

- Does the performance scale?
 - With the data set size
 - With the increased number of cores



Performance Scalability



A Real Case Study



Performance Scalability



A Real Case Study





Performance Scalability



A Real Case Study

- Optimisation on a dual socket homogeneous system
 - KinFit takes 99.8% overall execution time
- Execution Parallelism
 - Exploring multi-core devices
 - Runtime inefficiencies
 - Multithreading inefficiencies



Performance Scalability



A Real Case Study



2x 10-core Intel Xeon E5-2670v2, with Hyperthreading, 64GB RAM

Performance Scalability However...



- The code either uses the CPU or the GPU
 - Each requires different code

- Either CPU or GPU processing... Only a factor of the system processing potential is being used
 - It would be great to get both codes to simultaneously work sharing the same data set



Several challenges arise

- How is data partitioned?
- How is data balanced among devices?
- The code needs synchronisation?
- Will the code scale?

Motivation Heterogeneous Platforms (HetPlats) Levels of Parallelism Performance Scalability Performance Portability





Performance Portability

Requires very complex coding

- Code the algorithm for the CPU
 - Efficiently manage the parallel workload
 - Ensure its performance scalability
- Code the algorithm for the accelerator
 - Efficiently manage the parallel workload
 - Ensure its performance scalability





Performance Portability

Requires very complex coding

- Manage the workload among different devices
 - Not trivial to code
 - Data transfers use a low bandwidth connection
 - Computing devices have different processing throughputs
 - What is the best data chunk size for each?
 - What is the best scheduling technique?





HetPlats Challenges

- "I spent months optimising my code for HetPlats, I bet it will be super fast on this new system I just bought"
 - No! You need to re-tune the code for each system...

- How is it possible to
 - achieve code scalability in each device?
 - simultaneously use both computing devices?
 - write the code once and guarantee its performance across different HetPlats?





Conclusions

- Current computing platforms are heterogeneous
 - Multicore CPUs coupled with GPUs
 - Current parallel code uses either the CPU or the GPU
- Performance scalability is not linear
 - Having more cores does not always mean faster code
- Performance portability is very complex to achieve
 - Each different computing platform requires specific hand tuning
 - Workload balancing is very complex when using CPUs and GPUs simultaneously



Development of High Performance Computing Applications Across Heterogeneous Systems

Lecture 1

Scalable Parallel Computing

André Pereira

LIP-Minho/University of Minho

Inverted CERN School of Computing, 23-24 February 2015